



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/673,506	09/30/2003	Eric J. Strang	231753US6YA	1663
22850	7590	02/23/2006		
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.				EXAMINER
1940 DUKE STREET				SIEK, VUTHE
ALEXANDRIA, VA 22314				ART UNIT
				PAPER NUMBER
				2825

DATE MAILED: 02/23/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/673,506	Applicant(s) STRANG, ERIC J.
	Examiner Vuthe Siek	Art Unit 2825

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.

 - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.

 - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 23 December 2005.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-66 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1-66 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
 * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input type="checkbox"/> Notice of References Cited (PTO-892) 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date <u>12/23/05</u> .	4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s)/Mail Date. _____. 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) 6) <input type="checkbox"/> Other: _____.
---	--

DETAILED ACTION

1. This office action is in response to application 10/673,506 and amendment filed on 12/23/2005. Claims 1-66 remain pending in the application.

Claim Objections

2. Claims 32 is objected to because of the following informalities: line 2, "a process " should be changed to --an actual process--, in order to provide proper antecedent basis in the next step "...the actual process..."

Appropriate correction is required.

Double Patenting

3. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

4. Claims 1-66 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-44, 1-58, 1-1-48, 1-78 and 1-62 of copending Application No. 10/673,138, 10/673,467, 10/673,501, 10/673,507, 10/673,583 and 10/673,583 respectively. Although the conflicting claims

are not identical, they are not patentably distinct from each other because the claims referred to a method performed by a semiconductor processing tool comprising inputting process data, inputting a first principles physical model, performing a first principles simulation and using the first principles simulation result except for using first principles simulation result: to determine a fault in the actual process as in the instant application; to facilitate the actual process as in copending Application No. 10/673,138; to built an empirical model as in copending Application No. 10/673,467; as part of a data set the characterizes the actual process as in copending Application No. 10/673,501; to control the process as in copending Application No. 10/673,507; and using the virtual sensor measurement to facilitate the actual process as in copending Application No. 10/673,583. Since the claims include identical structures, they would been anticipated various functions are recited in the claims.

This is a provisional obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made

6. Claims 1-25, 32-56 and 63-66 are rejected under 35 U.S.C. 103(a) as being obvious over Sonderman et al. (6,802,045) in view of Kee et al. (5,583,780).

7. As to claims 1, 32, 63 and 66, Sonderman et al. teach substantially similar claimed invention of a method and apparatus for analyzing a process performed by a semiconductor processing tool (Fig. 1-8 and its description) comprising inputting process data relating to an actual process performed by the semiconductor processing tool (process control environment 180 receives data (process data relating an actual process being by semiconductor processing tool) from the manufacturing environment 170, at least col. 3 lines 50-64; Fig. 1); inputting a first principles physical model relating to the semiconductor tool (simulation environment 210 including device physics model, process model and equipment model, at least see in col. 5; Fig. 3); performing a first principles simulation using the physical model to provide a first principles simulation result (simulation data output by a simulator 340 of Fig. 3) in accordance with the process data relating to the actual process being performed in order to simulate the actual process being performed (Fig. 1-5; col. 5-7; specifically Fig. 3 describes a simulator simulates device physics model to provide a first principles simulation data result; the device physics model 310, the process model 320 and the equipment model 330 perform the functions or conditions of the device, process, and equipment, respectively, during a particular manufacturing process, col. 5 lines 34-37; the process control environment 180 utilizes the simulation data received from the simulation environment 210 in order to make control parameter adjustment or modifications for controlling manufacturing processes, col. 5 lines 40-47; the device physics model 310 comprises components that can measure electrical characteristics of a semiconductor wafer being manufactured; the device physics model comprises components that

emulate or measure growth of oxide film on a semiconductor wafer; the device physics model 310 comprises components that can model the chemical reactions that can take place one a semiconductor wafer being processed, col. 5 lines 47-55); and using the first principles simulation result to determine a fault in the process performed by the semiconductor processing tool (Fig. 1-8, col. 5-7; specifically the simulation environment 210 includes a process control interface 350 allowing the simulation environment 210 to perform feedback corrections during the manufacturing of semiconductor wafers, col. 5 lines 18-27; the simulation environment 210 determines any error due to variations in the components in the defined models; using this error data, the system 100 of Fig. 1 performs a predictive state analysis 750 and sensitivity analysis 760 of Fig. 7; performing the predictive state analysis comprising predictive how a certain component within one of the models 310, 320, 330 behaves in response to modifications to another component in any one of the models in order to determine an optimum component levels to be implemented during manufacturing processes, described in col. 8, lines 12-67). In addition, Sonderman et al. also teach simulating process task (actual process) to provide simulation data results to enhance manufacturing process (col. 6 lines 24-64). Sonderman et al. do not teach the first principles physical model including a set of computer-encoded differential equations, and utilizing a solution to the set of computer-encoded differential equations of the physical model parameters to quickly account for spectral-radiation effects used in design and real-time control systems (col. 7 lines 3-44; col. 5 lines 23-67; col. 6 lines 1-67; col. 11 lines 14-67; col. 12 lines 1-67; Figs. 1-2). The results of the modeling apparatus (first principles physical model) can be used with

confidence to predict effects of various approximations in the radiation transport and to facilitate the design of actual thermal systems (col. 12 lines 29-41). With above expected results and motivation, integrating the differential equations as taught by Kee et al. in Sonderman's first principles physical model would have been obvious to practitioners in the art at the time the invention.

8. As to claims 2 and 33 Sonderman et al. teach directly inputting the data (input data, process, manufacturing data, input control parameters) relating to a process performed by the semiconductor processing tool from at least one of the physical sensor and a metrology tool physically mounted on the semiconductor processing tool (Fig. 1, 7, col. 4-8).

9. As to claims 3-5 and 34-36, Sonderman et al. teach indirectly inputting the data relating to a process performed by the semiconductor processing tool from at least one of a manual input device and a database, inputting data recorded from a process previously performed by the semiconductor processing tool, inputting data set by a simulation operator (Fig. 1-3, col. 1, manual fashion and automated fashion, col.4-7).

10. As to claims 6-9 and 37-40, Sonderman et al. teach inputting data relating to at least one of the physical characteristics of the semiconductor processing tool and the semiconductor tool environment, data relating to at least one of a characteristic and a result of a process performed by the semiconductor processing tool; inputting a spatially resolved model of the geometry (modified models) of the semiconductor processing tool; inputting fundamental equations necessary to perform first principles simulation for a desired simulation result (Fig. 1-3, col. 5-9).

11. As to claims 10-13 and 41-44, Sonderman et al. performing interaction concurrently between simulation environment (first principles simulation) and the semiconductor processing tool (Fig. 2); performing simulation environment (first principles simulation) and the semiconductor processing tool (Fig. 2); performing first principles simulation using the input data to set a boundary condition and an initial condition of the first principles simulation model (Fig. 3, col. 5-8).
12. As to claims 14 and 45, Sonderman et al. teach using the simulation result (simulation data, simulation data result) to detect a fault in the process performed by the semiconductor processing tool by comparing the first principles simulation result with the input data (col. 7, Fig. 5-7).
13. As to claims 15-19 and 46-50, Sonderman et al. teach a system having a network of interconnected resources to perform at least one of the process steps as recited in Claim 1; using code parallelization among interconnected computational resources to share the computational load of the first principles simulation; sharing simulation information among interconnected resources to determine the fault in the process performed by the simulation processing tool; distributing simulation results among the interconnected resources to reduce redundant execution of substantially similar first principles simulations by different resources; distributing model changes among the interconnected resources to redundant refinements of first principles simulations by different resources (Fig. 1-3, computer code software is described in col. 9 starting line 58; col. 5-8).

14. As to claims 20-21 and 51-52, Sonderman et al. teach remote access (Col. 9 line 58 to col. 10 line 31). Note that a wide area network is art inherent.
15. As to claims 22 and 53, Sonderman et al. teach performing simulation utilizing a computer software code (Col. 9 line 58 to col. 10 line 31).
16. As to claims 23-25 and 54-56, Sonderman et al. teach using the first principles simulation result (simulation data set results) to classify a fault in the process performed by the semiconductor processing tool (col. 6, lines 1-35); calculating a set of perturbations solutions corresponding to the first principles simulation for input data to generate a profile data solutions to the first principles simulation, inputting the perturbation solutions to a multivariate analysis; inputting a difference between the first principles simulation result and the input data to the multivariate analysis; and utilizing the multivariate analysis to identify a correlation between the input data and the difference (defining variations into the components of defined models in order to simulate the effects of online manufacturing performance by the models; modified models) (col. 5-8).
17. As to claims 64-65, Sonderman et al. teach interaction between simulation environment, process control environment and manufacturing/processing environment (sharing computational load of the simulation, sharing simulation information among interconnected resources) (Fig. 1-3).

18. Claims 26-31 and 57-62 are rejected under 35 U.S.C. 103(a) as being obvious over Sonderman et al. (6,802,045) in view Kee et al. (5,583,780) in further view of Fatke et al. (US 2005/0016947).

19. As to claims 26-28 and 57-59, Sonderman et al. do not explicitly teach the multivariate analysis comprising a partial least square analysis; defining a set of loading coefficients, computing at least one of mean and standard deviation values. Fatke et al. teach these limitations including defining a correlation matrix in order to improve detection of a feature etch completion process during semiconductor manufacturing to thereby providing accurate and precise completion of an etch process (see abstract, Fig. 4, summary, 0051). Therefore, it would have obvious to one of ordinary skill in the art at the time the invention was made to combine these teachings in to the system as taught by Sonderman et al. in order to provide an accurate and precise completion of a process during semiconductor manufacturing.

20. As to claims 29-31 and 60-62, Sonderman et al. attributing the difference between simulated results and input data to one input data using the correlation; using the simulation result to detect a fault comprising detecting a fault (error) in at least one of a material processing system, an etch system, a photoresist spin coating system, a lithography system, a dielectric coating system, a deposit system, a rapid thermal processing system for thermal annealing and a batch diffusion furnace (examples described in col. 4; detecting a fault in at least one of a chemical vapor deposition system and a physical vapor deposition system (col. 4, 6, 7, 8).

Remarks

21. Examiner thanks applicants for long arguments. Applicant argued that Sonderman et al. do not teach or suggest performing first principles simulation using a physical model to provide a virtual sensor measurement in accordance with the process data relating to the actual process being performed in order to simulate the actual process being performed. Applicant argued that Sonderman et al. and Kee et al. disclose the use of first principles physical model upfront to produce a model of a rapid thermal processing (RTP) reactor. Examiner disagrees. Here is what Sonderman et al. disclose: simulation environment includes device physics model 310, process model 320 and equipment model 330 (Fig. 3). The device physics model 310 comprises components that can measure electrical characteristics of a semiconductor wafer being manufactured; components that emulate or measure growth of oxide film on a semiconductor wafer; and components that can model the chemical reactions that can take place on a semiconductor wafer being processed (col. 5 lines 48-55) and process model 320 and equipment model 330 are described in col. 8 lines 56-67. This simulation environment including the device physics model, process model and equipment model represents an actual manufactured semiconductor wafer and actual process of semiconductor wafer and equipment to manufacture semiconductor wafer. The simulator simulates the simulation environment including device physics model 310, where the simulation environment determines any error due to variations in the components in the defined models. Using this error data, the system 100 of Fig. 1 performs a predictive state analysis and a sensitivity analysis (col. 8 lines 12-67). The

simulation environment including control interface 350 allowing the simulation environment 210 to receive manufacturing data from the manufacturing environment 170, which can be used by the simulation environment to perform feedback corrections during the manufacturing of semiconductor wafers. In addition, Sonderman et al. also teach simulating process task (process) to provide simulation data results to improve manufacturing process. It is noted that the system as taught by Sonderman et al. is integrated into a single system. The simulator simulates the simulation environment including integrated device physics model, process mode and equipment model to provide simulation results in accordance with the process data relating to the actual process being performed in order to simulate the actual process being performed because the simulation environment is mimic the actual process. Examiner believes that this clearly suggests that Sonderman et al. teach the claim limitation of performing first principles simulation to provide a first principles simulation result (simulation results) using a physical model in accordance with the process data relating to the actual process being performed in order to simulate the actual process being performed as explained above. It is unlikely that simulating the actual process is different from simulating simulation environment because the simulation environment is an integrated device physics model, process model and equipment model (see col. 5 lines 47-67 describing device physics model, process model and equipment).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vuthe Siek whose telephone number is (571) 272-1906. The examiner can normally be reached on Increase Flextime.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on (571) 272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vuthe Siek



VUTHE SIEK
PRIMARY EXAMINER